

## **REMARKS / DISCUSSION OF ISSUES**

The present amendment is submitted in response to the Office Action mailed March 17, 2010. In view of the amendments above and the remarks to follow, reconsideration and allowance of this application are respectfully requested.

### ***Status of Claims***

Claims 1-17 remain in this application. Claims 1-9 and 13-17 have been amended. The claims in general are amended for one or more non-statutory reasons, for example to correct one or more informalities or obvious errors, remove figure label numbers, remove unnecessary limitations, and /or replace European claim phraseology with U.S. claim language having the same meaning. The claims are not believed to be narrowed in scope and no new matter is added.

### ***Allowable Subject Matter***

Applicant wishes to thank the Examiner for indicating that Claims 10-12 and 14-16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

### ***Claim Rejections under 35 USC 102***

In the Office Action, Claims 1-9, 13 and 17 stand rejected under 35 U.S.C. §102(b) as being anticipated by U.S. Patent No. 6,583,775 (“Sekiya”). Applicants respectfully traverse the rejections.

### ***Claims 1-9, 13 and 17 are allowable***

Independent claim 1 has been amended herein to better define Applicant’s invention over Sekiya. It is therefore respectfully submitted that claim 1 now recites limitations and/or features which are not disclosed by Sekiya. Accordingly, the cited portions of Sekiya do not anticipate claim 1, because the cited portions of Sekiya fail to disclose every element of claim 1. For example, the cited portions of Sekiya fail to disclose or suggest, “*means for interrupting the drive of current through the display element provided in series with the*

electroluminescent display element”, as recited in claim 1 [Emphasis Added]. It is respectfully submitted that a careful examination of Sekiya will show that the recitations of claim 1, as herewith amended, are clearly not met. In the Office Action, it is suggested that TFT3 of Sekiya, as shown in Fig. 1, teaches means for interrupting the drive of current through the display element. Applicants respectfully disagree. In contrast to claim 1, TFT3 of Sekiya discharges the data storage capacitor which will cause TFT2 to stop conducting. In other words, Sekiya merely teaches an in-direct current interruption method. According to the method of the invention for driving an active matrix electroluminescent display device, the current is interrupted directly. This is achieved by inserting a TFT into the current path and switching it off. It is respectfully submitted that the method of Sekiya will not work for direct current interruption.

It is further submitted that the cited portions of Sekiya fail to disclose or suggest, “*wherein the row driver circuitry comprises a shift register arrangement and logic arrangement for generating the drive voltage for the interrupting means, the drive voltage for the interrupting means including a pulse having a duration which can be varied up to substantially the full field period less the address period, the timing of the end of the pulse corresponding to the timing of an interrupt by the means for interrupting*”, as recited in claim 1 [Emphasis Added]. It is respectfully submitted that a careful examination of Sekiya will show that the recitations of claim 1, as herewith amended, are clearly not met. In the Office Action, it is suggested that the claim 1 recitation of a logic arrangement for generating the drive voltage for the interrupting means is taught by Sekiya with reference to element 23 of Fig. 2. Applicants respectfully disagree. In contrast to claim 1, element 23 of Sekiya merely describes a shift register, with perhaps an output stage to drive the row line with sufficient current. In sharp contrast to the shift register 23 of Sekiya, logic element 54 is not a shift register, but is instead a computing element to determine which signals to apply. Logic element 54 is a required element when direct current interruption is being used by enabling complex addressing schemes. For example, with reference to Applicant’s specification, and in particular reference to Figs. 3 and 4, there is shown an example of a pixel with a complex addressing scheme. See Fig. 3 with the associated timing diagram shown in Fig. 4. The signaling shown in Fig. 4 needs to occur in one clock cycle of the shift register. This is not

achievable in Sekiya which is limited to the simple indirect current interrupt pixel shown in Fig. 1 of Sekiya. In contrast to Sekiya, the complex addressing scheme of the invention is enabled by bus 52 of Fig. 5 which enables the set of signals in Fig. 4, which are repeated on the clock cycle of the shift register 50 to be selected by the first of the shift registers 50 to select the set of signals in Fig. 4 for a particular row, i.e., sr\_A in Fig. 9. Thereafter, logic block 54 computes the addressing signals, as shown in Fig. 9, from the signals A1, A2, A3, sr\_A and sr\_B, where it is the length of the signal sr\_B that determines the time a particular line is illuminated and then the scrolling illumination. It should be understood that while a particular set of signals is shown in Fig. 4, any set of signals could be used to drive any pixel circuit.

Hence claim 1 is allowable and claims 2-9 and 13 are allowable, at least by virtue of their respective dependence from claim 1.

Independent Claim 17 recites similar subject matter as Claim 1 and therefore contains the limitations of Claim 1. Hence, for at least the same reasons given for Claim 1, Claim 17 is believed to contain patentable subject matter.

### Conclusion

In view of the foregoing amendments and remarks, it is respectfully submitted that all claims presently pending in the application, namely, Claims 1-17 are believed to be in condition for allowance and patentably distinguishable over the art of record.

If the Examiner should have any questions concerning this communication or feels that an interview would be helpful, the Examiner is requested to call Mike Belk, Esq., Intellectual Property Counsel, Philips Electronics North America, at 914-945-6000.

Respectfully submitted,



Michael A. Scaturro  
Reg. No. 51,356

Atty. Docket No. GB030183US1 [MS-422]

Attorney for Applicant

**Mailing Address:**  
**Intellectual Property Counsel**  
**Philips Electronics North America Corp.**  
**P.O. Box 3001**  
**345 Scarborough Road**  
**Briarcliff Manor, New York 10510-8001**